Timing-mismatch analysis in high-speed analog front-end with nonuniformly holding output
نویسندگان
چکیده
This paper will present a practical and complete analysis of timing-mismatch effects for high-speed Analog Front-End (AFE) systems with the inherent nonuniformly holding outputs. The analysis reveals first the relationship with traditional impulsesampled timing-mismatch effects and then its closed-form expressions of the signal-to-noise-ratio (SNR), in terms of the number of channels, signal frequency, and jitter errors. Both timing errors imposed by random clock-jitter and fixed periodic clockskew will be analyzed. Practical analysis examples for a very highspeed data-converter as well as a AFE filtering will be addressed to illustrate the effectiveness of the derived formula.
منابع مشابه
Analysis of Integral Nonlinearity in Radix-4 Pipelined Analog-to-Digital Converters
In this paper an analytic approach to estimate the nonlinearity of radix-4 pipelined analog-to-digital converters due to the circuit non-idealities is presented. Output voltage of each stage is modeled as sum of the ideal output voltage and non-ideal output voltage (error voltage), in which non-ideal output voltage is created by capacitor mismatch, comparator offset, input offset, and finite ga...
متن کاملDesign of a Parallel Sampling Encoder for Analog to Information (A2I) Converters: Theory, Architecture and CMOS Implementation
We discuss the architecture and design of parallel sampling front ends for analog to information (A2I) converters. As a way of example, we detail the design of a custom 0.5 μm CMOS implementation of a mixed signal parallel sampling encoder architecture. The system consists of configurable parallel analog processing channels, whose output is sampled by traditional analog-to-digital converters (A...
متن کاملBehavioural Models for Analog to Digital Conversion Multi-steps Architectures
Multi-stage analog-to-digital converters are the dominant choice in applications that require both high speed and high accuracy, such as video and wideband radio [1]. Non-idealities such as static device mismatch and dynamic timing mismatch, in different architectures of multi-steps analog to digital converter affect the redundancy and performance at the output of an instrument. Redundant sign ...
متن کاملScalable Mismatch Correction for Time-interleaved Analog-to-Digital Converters in OFDM Reception1
Realization of all-digital baseband receiver processing for multi-Gigabit communication requires analog-to-digital converters (ADCs) of sufficient rate and output resolution. A promising architecture for this purpose is the time-interleaved ADC (TI-ADC), in which L “sub-ADCs” are employed in parallel. However, the gain, timing and voltage-offset mismatches between the sub-ADCs, if left uncompen...
متن کاملField programmable gate array based digital lock-in amplifier for highest resolution heterodyne interferometer
In this work the electronics for a highest resolution heterodyne interferometer is presented. It comprises an analog front-end, a high speed dual channel analog-to-digital converter and a field programmable gate array for high speed, low latency signal processing. The gate array contains a system on chip (formulated in a hardware description language), consisting of the main processing block (l...
متن کامل